This paper describes the design and fabrication of an atom chip for atom tunneling experiments. A fabrication process was developed that uses a combination of UV-optical and Electron-Beam lithography to pattern micrometer and nanometer scale copper wires on a single chip. The minimum wire width fabricated in this work is 200nm. The wires can carry current densities of more than 7.5×10 7 A/cm 2 . The electrical current tests establish the feasibility of realizing chip-based atom tunneling experiments.
INTRODUCTION
Atom chips [1] have been developed over the last decade as a useful tool in atomic physics experiments to manipulate microscopic-sized clouds of supper-cooled atoms in free space. Micromachined free and supported standing current carrying wires on the atom chips have been used to create magnetic micro potentials for cooling, trapping and transport of the cold atoms in small volumes. Previously, a transistor-type atoms device has been theoretically proposed [2] and in principle can be implemented on a chip using nanoscale micromachining.
Atom chips offer the prospect of integrated cold-atom circuits capable of complex functionality. They can be constructed from elementary building blocks as is done in microelectronics, and they may prove useful in fundamental physics research, precision scientific measurements, and quantum information technology [3] . A basic component of a conventional electronic circuit is the transistor. Cold-atom transistors have been proposed and theoretically investigated [4] . The simplest atom transistor utilizes a three-well potential in which quantum mechanical tunneling between "source" and "drain" wells is controlled by the number of atoms in the central "gate" well as shown in Figure 1 . In Figure 1 , the top diagram is a traditional symbol of electronic transistor. The path for current flow from the source to drain is open if current flows to gate. The bottom diagram is a triple well potential of an atomic transistor. This atom transistor is similar to an electronic field-effect transistor. The left potential well behaves like the source, the middle as the gate, and the right potential well is equivalent to the drain. If there are no atoms in the middle well, practically no atoms tunnel from the left into the right well. A small number of atoms placed into the middle well switches the device, resulting in a strong flux of atoms from the left well (the source) through the middle and into the right well. By adding few atoms to the gate well changes its chemical potential, this changes the rate of tunneling of atoms from the source potential well to the drain potential well. Therefore, with appropriate choice of the potential it is possible to control a large atom flux with a small number of atoms: behavior similar to that of an electronic transistor with current gain.
To achieve adequate atom tunneling rates in the device the potential minima of the two magnetic wells should be as close as possible, preferably less than a micron. The combination of Electron-Beam lithography and silicon micromachining makes it possible to fabricate submicron mechanical structures as shown in Figure 2 . The realization of a chip for atom tunneling experiments is demonstrated in this paper. 
DESIGN OF THE ATOM TRANSISTOR CHIPS
The intended experiments rely on quantum mechanical tunneling of atoms between adjacent potential energy wells formed by magnetic fields. The potential must be designed to have tunneling rates that are large compared to the inverse lifetime of the atoms, which is about 100 ms when the atoms are within a few hundred nanometers of the chip surface [5] , and the tunneling rate should not depend too sensitively on the well depth or atomic energy. The tunneling rate between wells can be estimated using a simple WKB calculation [6] , which tells us that to satisfy the above conditions, the traps should be separated by not more than 1 μm. In order for the trap to have features of that scale, the trap has to be formed within the same distance of the wires, and the wire features must be below 1μm. Unfortunately, fundamental problems arise when the atoms are placed so close to the surface. The attractive Casimir-Polder force between the atoms and the substrate will overpower the potential generated by the chip wires, and the atoms will be accelerated into the surface. To mitigate this effect we plan to use 100-500 nm-wide wires suspended a few micrometers above the chip substrate. We estimate that a 2 to 3 micron atom-chip distance is adequate to subdue the effects of the Casimir-Polder potential [7] . By placing several of these suspended wires in close proximity, it is possible to form multiple-well potentials with non-negligible tunneling rate.
The nano-bridge wires confine the atoms tightly perpendicular to the direction of the nanowires. To generate a weak confinement in the other direction, we embed three wires into the silicon several micrometers beneath the nano-bridges. The three wires allow the trap to be operated in either the H-trap [8] or the dimple trap configuration.
FABRICATION PROCESS
The atom transistor chip (Figure 3 ) is created by a multilayer metallization process with sacrificial oxide layers. The chip is made from a silicon wafer (380 μm thick) with a 300 nm thick silicon dioxide layer (SiO 2 ) on both sides of the wafer. Silicon etch windows on the oxide layer are patterned by HF (48%). A positive photoresist (AZ 4620) was then spin coated on one side of the substrate. The three silicon trench etch windows (3 μm wide) are then patterned. The lithography is done with a mercury light source with a wavelength of 365 nm. The silicon trenches (2 μm deep) were etched by reactive ion etching (RIE). After the RIE etching, the photoresist was kept on the substrate for the self-alignment of next two process steps: oxide sputtering and copper deposition. In order to have an insulating layer inside the silicon trenches, 100 nm oxide was sputtered inside the trenches. An adhesion layer, chromium (30 nm), and the bottom three copper wires (2 μm) were evaporated to fill up the silicon trenches. After metal evaporation, a lift-off process was performed to remove the metal layer from the surface of the substrate, except for the three embedded copper wires. A sacrificial oxide layer (3 μm) was sputtered on the top of the substrate. After oxide sputtering, the surface of the sputtered oxide was found not to be flat due to the three embedded copper wires underneath. Therefore, a chemical mechanical polishing (CMP) process was utilized to planarize the sputtered oxide surface as shown in Figure 4 . After the planarization, 1 μm of the sputtered oxide was removed. The photoresist used for electron-beam lithography was 950 PMMA (polymethylmethacrylate) A7. The electron-beam patterning was performed with 30 kV acceleration voltage and 10 pA current. After electron-beam patterning, the PMMA layer was developed in Methyl Iso-Butyl Ketone (MIBK) diluted with Isopropanol (IPA), (MIBK: IPA = 1:3) and rinsed in pure IPA for 1 minute each. The atom transistor chip wires were evaporated using an adhesion layer of chromium (5 nm) followed by copper (120 nm). The rest of the copper layer on the sputtered oxide was lifted off by acetone. The oxide release etch window was patterned by UV exposure. The copper nano-scale bridges were then released by buffered oxide etchant (BOE). After release, two copper nano wires were suspended above the bottom copper wires as shown in Figure 5 . Figure 6 shows the fabrication process for creating atom transistor chips. 
CHARACTERIZATION OF THE ATOM TRANSISTOR CHIP
The atom tunneling experiments require relatively high currents (maximum 10 mA) to run through the suspended copper nano wires. Therefore, resistance measurements become important to examine the ability of fabricated nano wires to handle such high currents. The resistances across the nano wires were measured by a four point resistance measurement method at room temperature both in air and in a vacuum of 20 mTorr. All of the measured resistances are randomly selected from 10 nano wires of each wire width. The average resistance values of the 500 nm, 300 nm and 200 nm wide wires are 24.359 ohms, 42.029 ohms and 61.382 ohms, respectively. These values are about twice what would be expected for that of the same geometry from bulk copper.
In order to create adequate magnetic fields to conduct the atom tunneling experiments, no more than 10 mA current running through the copper nano bridges is required. Several randomly selected nano wires with three different wire widths on the atom chip were connected to the bonding pads of the atom chip. Current, ranging from zero to several mA, was applied through the nano wires by a high resolution current power supply (HP 3245A Universal Source) until the wires burned out. The test results (Fig. 7) show that the burnout current of the released wires is several mA lower than the unreleased ones due to lack of thermal conduction through the oxide underneath the suspended wires. The burnout currents (tested in air) of the suspended 500 nm, 300 nm and 200 nm wide wires are 26 mA, 17.5 mA and 12 mA, respectively. In addition, in order to better simulate the environment in which the wires are expected to perform several tests were performed under vacuum (20 mTorr). The results show that the burnout currents for each wire width were greater under vacuum than in air as shown in Figure 7 . This is due to a copper oxide layer forming on the wires when heated by current in air. Figure 8 shows the microscope image of a burned out suspended copper nano wire (300 nm wide, 120 nm thick, 40 μm long). Burned out current is 12.5 mA. From the measured changes in resistances and the calculated current density, it is worth noting that under similar conditions all of the wires are able to carry roughly the same current density. In addition, the temperature of the wire can also be estimated by taking the resistance changes with temperature as R = R 0 [1+α(T-T 0 )]. Where R 0 is the resistance at a temperature of T 0 and α is the temperature coefficient of resistance. Under similar conditions all wires burn out within about 10% of the same temperature as shown in Figure 9 . Additionally, in order to mimic the situation in the actual atom transistor chip experiments, lifetime current tests were carried out in the vacuum (20 mTorr) with a pulse of 5 seconds and a relaxation time of 10 seconds, increasing the current by 1 mA for each pulse, until the nano wires burned out. The burnout currents of the 500 nm, 300 nm and 200 nm wide wires are 41 mA, 24 mA and 18 mA, respectively, corresponding to the current densities of 6.83×10 7 A/cm 2 , 6.67×10 7 A/cm 2 , and 7.5×10 7 A/cm 2 . From our electric current and lifetime test results, 10 mA of current can be successfully run through suspended copper nano wires for at least 5 seconds without burnout. Therefore, all of the tested wires were suitable for atom tunneling experiments. 
CONCLUSIONS
In summary, a fabrication process for creating atom transistors has been successfully developed. Suspended copper nano wires with different wire widths were fabricated and tested in a low pressure environment. The nano wires supported more than 10 mA current without burning out. The maximum current density of the 200 nm wide, 120 nm thick copper wires was measured at 7.5×10 7 A/cm 2 . We have experimentally demonstrated the feasibility of fabricating and using atom transistor chips by characterizing the current carrying capability of the suspended copper nano wires. Atom tunneling experiments using these fabricated atom transistor chips are currently under way.
